



# H61H2-M17

Rev : 1.0

**ECS CONFIDENTIAL**

## TABLE OF CONTENTS

Page	Index
1	Cover Page
2	Block Diagram
3	CPU - DMI/FDI/PEG
4	CPU - MISC
5	CPU - DDR3
6	CPU - PWR/GND
7	DDR3 - CH_A_DIMM1
8	DDR3 - CH_B_DIMM3
9	DC/DC VCORE/VAXG RT8859M
10	DC/DC VCORE/VAXG RT9612B
11	DC/DC V_CPUVTT/V_SA RT8240B
12	DC/DC VDIMM/DDR_VTT/5VDUAL
13	Front Panel,FAN,PowerConn,GND,104
14	PCH - DMI / PCI / PE / USB
15	PCH - SATA / CLK
16	PCH - MISC, Strap Function
17	PCH - DP/VGA/FDI
18	PCH - PWR
19	PCH - GND
20	Slot - PCI-EX16/PCI-EX1
21	HDMI / COM / PS2
22	USB/SATA/SPI
23	SIO-F71808A
24	AUDIO VT1705/ALC662(CHIP)
25	AUDIO VT1705/ALC662(PANEL)

### NOTE:

Design by 428971\_428971\_Sugar\_Bay\_and\_BromolowWS\_PDG\_Rev\_2\_1.pdf,  
428880\_428880\_Cougar\_Point\_Desktop\_Ballout\_Mech\_Package\_Rev1p0.zip

## REVISION HISTORY:


Rev	Date	Notes
P61G V1.0	2011/04/07	RED_PCB P/N : 15-Y97-011001 (GE1) / 15-Y97-011000 (CHUANYI) BOM P/N : 81-605-Y97100 EC35 change to EC-cap 1000U-6.3DL EC1, EC4 from 100uF change to 220uF Del RT1, RT3, R137, R180 ( Not need compensation of temperature ). For 5VSB Inrush Current : R102 from 100k change to 33k. Select TACH0_GPIO17 to decide COM .
H61H2-M12 VA	2011/05/04	Black_PCB P/N : 15-EC7-010010 BOM P/N : 81-605-EC7000/81-605-EC7001(10/100 ; GIGA) PCB Size change to 225*170 mm Del DVI Vcore 減少一相 VIN 電容減少一顆 LAN change to Atheros 8152/8151/8161 Codec change to VT1705CE. USB Power use fuse & Jumper.
H61H2-M12 V1.0	2011/07/12	Black_PCB P/N : 15-EC7-011000/15-EC7-011001 BOM P/N : 89-206-EC7100 / 89-206-EC7101 (10_100 / GIGA) Page 17, Power VCC_DDC change to VCC. PCB Size change to 225*170 mm
H61H2-M17 V1.0	2012/04/16	PAGE 9,10,11:Change CPU VRM solution to Richtek. PAGE 14&22:Add USB*2. PAGE 17&21:Add HDMI. PAGE 26:Change to Giga LAN AR8151-B default.

**RD : Leon Tang**  
**LAYOUT : Run Ouyang**  
**EMI : Light Wang**

Elitegroup Computer Systems	
Title: Cover Page	
Size: Custom	Document Number: H61H2-M17
Date: Wednesday, May 02, 2012	Rev: 1.0
Sheet 1 of 29	


## PCH-GPIO function

Pin Name	Power Well	Usage	Default Status
GPIO71	VCC3		GPI
GPIO22	VCC3		GPI
GPIO38	VCC3		GPI
GPIO39	VCC3		GPI
GPIO48	VCC3		GPI
GPIO21	VCC3		GPI
GPIO36	VCC3		GPI
GPIO37	VCC3		GPI
GPIO16	VCC3	Reserve for TPM	GPI
GPIO49	VCC3	Reserve for TPM	GPI
GPIO0	VCC3	F_AUDIO Detect	GPI
GPIO33	VCC3	ME Enable/Disable	GPO
GPIO34	VCC3	pull-up	GPI
GPIO13	3VSB	PME	GPI
GPIO24	3VSB	SKTOCC	GPO
GPIO57	3VSB	Board ID(CRB_0.7)	GPI
GPIO61	3VSB	TPM_LPCPD	GPI
GPIO15	3VSB	Down Voltage for DIMM	GPO
GPIO48	VCC3	Down Voltage for DIMM	GPI



## SIO-GPIO function

Pin Name	Power Well	Usage	Default Status
PIN23	5VSB	Power LED	GPIO25/LEDVCC/WDTRST#
PIN22	5VSB	Power LED	GPIO24/LEDVSB
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	
Pin Name		Usage	




SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4MIL TRACE TO RQ.  
 1 ROUTE B5 TO RQ. 1 AS A SEPARATE 12MIL TRACE.



1228'10 Jayson :  
 Part number modified =

11-018-115124 SOCKET.CPU.LGA 1155P SMD..G/F...  
 BLACK.ACA-ZIF-096-P02....LEAD-FREE(RoHS/HF).LOTES

20-800-005711 SUBASSY.STEEL....LGA 1155/1156P....W/BACK  
 PLATE,CAP.ACA-ZIF-082-P32....LEAD-FREE(RoHS/HF).LOTES



01D201-000060 PCH ES0




CFG	H	L	DESCRIPTION
0	reserved	reserved	reserved
1	reserved	reserved	reserved
2	NORMAL	REVERSE	PEGLANE REVERSAL[0], X16
3	reserved	reserved	reserved
4	reserved	reserved	reserved
5	*	*	PEOFGSEL[0]
6	*	*	PEOFGSEL[1]
7	reserved	reserved	reserved
8	reserved	reserved	reserved
9	reserved	reserved	reserved
10	reserved	reserved	reserved
11	reserved	reserved	reserved
12	reserved	reserved	reserved
13	reserved	reserved	reserved
14	reserved	reserved	reserved
15	reserved	reserved	reserved

CFG[0..17] HAVE INTERNAL PULL-UPS


PCIE CONFIG	SEL0	SEL1
1 X 16	1	1
2 X 8	0	1

CFG[5:6]:  
01=DEFAULT X16,  
01=2X8,  
10=RESERVED,  
00=X8,X4,X4

## Power Down Sequencing Circuit




change test point for internal PU Jack05/25




5 OF 10


LGA-1155P-GF




20120417 H61H2-M17 change.



EDS P68/132 has internal PU Jack05/25




DMI/FDI termination voltage:  
DC coupled: TX/RX to VCC ISF sampled high  
DC coupled: TX/RX TO VSS IF sampled low  
AC COUPLED: TX set to VCC/2, RX set to VSS regardless of this strap




DDR3 CH.A


7,8 DDR3\_DRAMRST\_L <<< DDR3\_DRAMRST\_L



DDR3 CH.B




Pay Attention to This Part!



Desktop doesn't support ECC

Desktop doesn't support ECC






Elitegroup Computer Systems







The processor memory controller does not have any DDR3 Data Mask (DM) signals for either channel. As a result the DM[8:0] pins of each DDR3 DIMM connector must be tied directly to ground.



Del DIMM3 for always populate DIMM4 first Jack 05/13











VCC

VCORE

12V 4P

VCC3


VIN



## External Connection




VCCIO voltage selection	
VTT_SEL	V_CPUVTT
low	1V
high	1.05V






## External Connection




## FRONT PANEL




### F\_PANEL

1	2	+	MSLED
3	4		
5	6		PWR
7	8		
9			




	S0	S1	S3	S4	S5
G LED1	L	B	B	L	L
G LED2	G	GB	YB	OFF	OFF



B: Blinking





## External Connection








## POWER CONNECTOR





## External Connection



## FAN



0214'11 Jayson :  
PCH Heat Sink change to smaller.



20120417 H61H2-M17  
change for WIN8.



**Elitegroup Computer Systems**

Title: Front Panel,FAN,PowerConn,GND,104


Size: Custom Document Number: H61H2-M17 Rev: 1.0

Date: Wednesday, May 02, 2012 Sheet: 13 of 29


20100910  
Add By Andy lu  
For Test Point

TP9  
TP11  
TP10  
07/21

20100910  
Del By Andy lu  
For PCI Slots



20120417 H61H2-M17 change.



GPIO19:  
Boot Device Select Strap.

GNT0\_L:  
No More Information in EDS V0.7

GNT1\_L:  
Boot Device Select Strap.

GNT2\_L:  
ESI Strap ( Server Only),  
DON'T Pull Low in Desktop.

GNT3\_L:  
Top-Block Swap Override Mode,  
When Sampled Low.




GNT[0..3]# / GPIO19  
have been internal pull high to VCC3

Boot Device Select:

BOOT DEVICE	GNT1_L	GPIO19
LPC	0	0
PCI	1	0
SPI	1	1

PCIEx1\_A  
PCI bridge  
USB3.0  
PCIEx1\_B  
LAN

For H61:PCIE 7/8 is disable....From intel Jasmine



For H61:USB Port 6/7/12/13 is disabled....From 440377 file

F\_USB2

F\_USB1








USBx4

USBLAN

Elitegroup Computer Systems










Title		PCH - DMI / PCI / PE / USB	
Size	Document Number	H61H2-M17	
Custom	Date	Wednesday, May 02, 2012	Sheet 14 of 29













23 LPC\_AD[0..3] LAD[0..3]



1207'10 :  
By Jayson added




Buffer Through Mode /  
Integrated Clock Mode  
have been changed to F/W Strap.  
Default: Integrated Clock Mode  
Doc. Cougar Point Platform Controller Hub  
(PCH) Family EDS Update V0.7.1




When Deep Sleep not implemented:  
1.PCH\_GP30, PCH\_GP27 need to be Pull Up.  
2.VCCDSW3\_3 should to be connected to +3VSB.  
3.SLP\_SUS\_L, SUSACK\_L left unconnected  
4.SUSWARN\_L may be used as GPIO30.(Reference to 1.)









## CLR\_CMOS






**091222 Update!**  
Terminating unused DC NAND interface:  
If not implemented, the dual channel NAND interface signals, including NV\_RCOMP, can be left as No Connect.  
**Note:**  
VCCPNAND which power the DC NAND interface must be powered even if dual channel NAND interface is not connected since it also supplies power to other functions inside PCH.

**100120 Update!**  
428880\_428880\_Cougar\_Point\_Desktop\_Ballout\_Mech\_Package\_Rev1p0.zip:  
Renamed NV\_WE#\_CK[0:1], NV\_RE#\_WRB[0:1], NV\_RCOMP, NV\_RB#, NV\_DQ9 / NV\_IO[0:15], NV\_DQS[0:1], NV\_CE#[0:3], and NV\_ALE to Reserved(RSVD).  
Renamed NV\_CLE to DF\_TV\_S.






***Elitegroup Computer Systems***











## External Connection



## HDMI

## 20120416 H61H2-M17 add HDMI circuit.



## DVI

0504'11 Jayson :  
DEL DVI

0504'11 Jayson :  
DEL DVI

0504'11 Jayson :  
DEL Fuse & Diode


0504'11 Jayson :  
DEL DVI












0504'11 Jayson :  
DEL DVI

0504'11 Jayson :  
DEL DVI Connector

1202'10 Jayson :  
Del HDMI



## COM





0504'11 Jayson :  
From SW\_Power change to Jumper.

Left Pin	Right Pin
3VSB	3VSB
5VSB	5VSB
VCC3	VCC3
VBAT_IO	VBAT_IO
V_1P5_SM	V_1P5_SM
VCORE	VCORE
VAXG	VAXG




( PIN 59 )     SOUT-     R79     1     2     1K-04-O

( PIN 57 )     RTS-     R80     1     2     1K-04

PIN NO.	Symbol	Value	Description
PIN 59	STRAP4E_2E	1	Configuration Register I/O port is 4E/4F.(Default)
		0	Configuration Register I/O port is 2E/2F.
PIN 57	STRAP_PWOK	1	PWOK(pin 35) for AMD(Default)
		0	PWOK(pin 35) for Intel

## LPC DEBUG HEADER



		Pull high & Pull low	
PWROK	RN3 1	2 4.7K-8P4R-04	○3VCC
PSON-	3	4	○5VSB_ATX
PWSIN-	5	6	○5VSB_ATX
SLP_SLP-	7	8	○3VSB

1215'10 Jayson  
Del R420, R421  
R422, R423  
改成 RN15

PCIE_RST-	R101 1	2 4.7K-04	○3VSB
-----------	--------	-----------	-------

PECI	R77 1	2 100K-04	
------	-------	-----------	--

CFAN_TAC1	BC87 1	2 470P-04-0	
-----------	--------	-------------	--

1210'10 Jayson  
Del R416  
RN17 改电阻



**Elitegroup Computer Systems**

Title				SIO-F71808A			
Size	Document Number						Rev
Customr	H61H2-M17						1.
Date:	Wednesday, May 02, 2012			Sheet	23	of	29




## External Connection


16 FP\_AUD\_DETECT << HDPANEL\_DETECT

\* HDPANEL\_DETECT connect to SIO or SB GPIO for AC97 Panel support


## REAR-AUDIO Non re-tasking for rear panel





## FRONT-AUDIO




1203'10 Jayson: Del SPDIF-OUT




## External Connection



## Cb



## Ca



## Cj




## Ck



## Cl




## Cm




## BOM Difference

	AR8151-B 1000M	AR8152-B 10/100M	AR8161-B 1000M
Ca	AR8151-BL1A-R	AR8152-BL1A-R	AR8161-B
Cb	V	X	X
Cc	USBX2-LAN-1000	USBX2-LAN-100	USBX2-LAN-1000
Cd	X	V	X
Ce	0-04	.01U-25VX-04	0-04
Cf	V	X	V
Cg	V	X	X
Ch	X	V	X
Ci	V	V	X
Cj	V	X	V
Ck	V	X	X
Cl	X	X	V
Cm	V	V	X
Cn	V	V	X


HW Strapping  
LED0 : 0 -> OC disable  
1 -> OC enable  
LED1 : 0 -> VDDCT\_REG enable  
1 -> VDDCT\_REG disable




## Closed To PWR Loading Pin




## Closed To PWR Source Pin





## Cg



## Ch



## Ci





ATX P/S WITH 1A STBY CURRENT				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-5%

ATX4P
12V
+/-5%

Switching RT8859M 4 hases
---------------------------------

Switching RT8240B 1 phase
---------------------------------

Switching APW 7120
-----------------------

DDR3 DIMM (2) 1333MHz	
VDDQ	15A_S0
	1.0A_S3
V_SM_VTT	1.0A_S0

LDO APL5336
----------------

Linear OP358
-----------------

Linear OP358
-----------------

Intel Sandy Bridge CPU		
VCCP	VID 0.25~1.52V	85A(95W)
VAXG	VID 0.25~1.52V	25A
VTT	1.05V(1V)	8.5A
VCC_SA	0.925V(0.85V)	8.8A
VCCPLL	1.8V	1A
VDDQ	1.5V	4.5A

Intel Cougar Point (TDP 5.5W)		
V_PROC_IO	1.05V	1mA
VccDMI	1.05V	0.057A
VccCORE	1.05V	1.6A
VccIO	1.05V	4.07A
VccADPLLA	1.05V	0.1A
VccADPLLB	1.05V	0.1A
VccCLKDMI	1.05V	0.02A
VccSSC	1.05V	0.105A
VccDIFFCLKN	1.05V	0.055A
VccASW(ME)	1.05V	1.61A
VccDFTERM	1.8V	0.2A
VccVRM	1.8V	0.159A
Vcc3_3	3.3V	0.409A
VccADAC	3.3V	0.068A
VccSPI	3.3V	0.02A
VccDSW3_3	3.3V	0.003A
VccSUS3_3	3.3V	0.097A
VccSUSHDA	3.3V	0.01A
VccRTC	3.3V	6uA(G3)
V5REF	5V	1mA
V5REF_SUS	5V	1mA

LAN AR8151 / 52 / 61		
VDD33	3.3V	TBD
internal VDDCT	1.7V	TBD
internal VDDL	1.1V	TBD

SUPER I/O F71808A		
3VSB	3.3V	TBD
VCC3	3.3V	TBD
BAT 3.3V	3.3V	TBD

AUDIO VT1705CE		
DVDD 3.3V	3.3V	23mA
AVDD	5V	38mA

Fans
12V_200mA

SPI
VCC3_30mA

HDMI
VCC_1A fuse

HDMI L.S.
VCC3_180mA

Flash/NVM
VCC3_0.3A
1.8V_0.1A

Battery  
3V


X16 PCIe Slot per	
3.3V	3A(S0)
12V	5.5A(S0)
3.3Vaux	0.375A

X1 PCIe Slot per	
3.3V	3A(S0)
12V	0.5A(S0)
3.3Vaux	0.375A

USBPWR_R1 USBPWR_F1 JUMPER
----------------------------------

USB X4 Header
VDD
5VDual
2.0A

USB X6 IO
VDD
5VDual
2.0A



**NOTE:**

Sugar Bay Platform has two clock mode:

1.Integrated Clock Mode (Generate by PCH)

2.Buffer Through Mode (Generate by Clock Gen.)

If we choose Integrated Clock Mode, we should unstuff Clock Gen. circuit.

Please refer to


Page.12 PCH - DMI/PCI/PE/USB for CLK IN PD

Page.13 PCH - SATA, SATA CONN for CLK IN PD

Page.14 PCH - MISC, F/W Strap

Page.15 PCH - CLK IO, CKG - CV184 for Option

1129'10 By Jayson modified



1129'10 By Jayson Del CK505